認真學習avr,首先可以學習ardunio
PE43702引腳圖:
0.png (36.45 KB, 下載次數: 38)
下載附件
2018-5-9 18:27 上傳
PE43702管腳功能定義:
0.png (63.13 KB, 下載次數: 40)
下載附件
2018-5-9 18:28 上傳
0.png (58.71 KB, 下載次數: 38)
下載附件
2018-5-9 18:27 上傳
The PE43702 is a HaRP™-enhanced, high linearity, 7-bit RF
Digital Step Attenuator (DSA). This highly versatile DSA
covers a 31.75 dB attenuation range in 0.25 dB steps. The
Peregrine 50Ω RF DSA provides both a serial and parallel
CMOS control interface. It maintains high attenuation accuracy
over frequency and temperature and exhibits very low insertion
loss and low power consumption. Performance does not
change with Vdd due to on-board regulator. This next
generation Peregrine DSA is available in a 4x4 mm 24 lead QFN footprint.
The PE43702 is manufactured on Peregrine’s UltraCMOS™
process, a patented variation of silicon-on-insulator (SOI)
technology on a sapphire substrate, offering the performance
of GaAs with the economy and integration of conventional
CMOS.
Product Description
完整的pdf格式文檔51黑下載地址:
PE43702.pdf
(465.35 KB, 下載次數: 10)
2018-5-9 16:16 上傳
點擊文件名下載附件
下載積分: 黑幣 -5
|